

Simulation Output:

```
C:\iverilog\Verilog_Basics\UART>vvp uart_tx_tb
VCD info: dumpfile bananas.vcd opened for output.
Time=0 State=xx Bit=x TX=x Busy=x
Time=5000 State=00 Bit=0 TX=1 Busy=0
Time=25000 State=01 Bit=0 TX=0 Busy=1
Time=35000 State=10 Bit=0 TX=0 Busy=1
Time=45000 State=10 Bit=1 TX=1 Busy=1
Time=55000 State=10 Bit=2 TX=0 Busy=1
Time=65000 State=10 Bit=3 TX=1 Busy=1
Time=75000 State=10 Bit=4 TX=1 Busy=1
Time=85000 State=10 Bit=5 TX=0 Busy=1
Time=95000 State=10 Bit=6 TX=1 Busy=1
Time=105000 State=10 Bit=7 TX=0 Busy=1
Time=115000 State=11 Bit=7 TX=1 Busy=1
Time=125000 State=00 Bit=7 TX=1 Busy=0
uart_tb_polished.v:46: $finish called at 150000 (1ps)
```

Waveform check (full screen + close up):

